“Advancements In Post-Silicon Debugging And Verification For System-On-Chip Architectures”. 2025. European Journal of Emerging Engineering and Mathematics 2 (01): 01-05. https://parthenonfrontiers.com/index.php/ejeemt/article/view/544.