[1]
“Advancements In Post-Silicon Debugging And Verification For System-On-Chip Architectures”, Eur. J. Emerg. Eng. Math., vol. 2, no. 01, pp. 01–05, Jan. 2025, Accessed: Mar. 04, 2026. [Online]. Available: https://parthenonfrontiers.com/index.php/ejeemt/article/view/544